
Ref #	Hits	Search Query	DBs	Default Operat or	Plural s	Time Stamp
		(metal\$3 near4 precursor) with ((dielctric oxide)	US-PGPU B; USPAT; EPO; JPO	OR	ON	2005/01/04 10:46
		("(microadjstructuremicrostru cture)with(gripermanipulator) ").PN.	US-PGPU B; USPAT; USOCR	OR	OFF	2004/11/30 13:36
Li	1935	(oxide near4 (aluminum tatalum titanium)) with precursor	US-PGPU B; USPAT; EPO; JPO	OR	ON	2005/01/04 09:17
L2	1269	((silicon germanium) near2 containing) with precursor	US-PGPU B; USPAT; EPO; JPO	OR	ON	2005/01/04 09:25
L3	2493	(diffusi\$3 near2 barrier) with (dielectric)	US-PGPU B; USPAT; EPO; JPO	OR	ON	2005/01/04 09:35
L4	4100	(diffusi\$3 near2 barrier) with (dielectric oxide)	US-PGPU B; USPAT; EPO; JPO	OR	ON	2005/01/04 09:35
L5	72	2 and 4	US-PGPU B, USPAT; EPO; JPO	OR	ON	2005/01/04 09:40
L6	72	5 and precursor	US-PGPU B; USPAT; EPO; JPO	OR	ON	2005/01/04 13:08
L7	28	6 and ('ald' atomic adj layer)	US-PGPU B; USPAT; EPO; JPO	OR	ON	2005/01/04 10:46
L8	6	(metal\$3 near4 precursor) with ((dielctric oxide) with (diffusion near2 barrier))	US-PGPU B; USPAT; EPO; JPO	OR	ON	2005/01/04 10:46
L9	72	6 and precursor	US-PGPU B; USPAT; EPO; JPO	OR	ON	2005/01/04 14:23
L10	6	8 and precursor	US-PGPU B; USPAT; EPO; JPO	OR	ON	2005/01/04 10:37
Lii	4549	(metal\$3 near4 precursor) with (dieletric oxide)	US-PGPU B; USPAT; EPO; JPO	OR	ON	2005/01/04 10:46

L12	100	11 and ((dielctric oxide) with (diffusion near2 barrier))	US-PGPU B; USPAT; EPO; JPO	OR	ON	2005/01/04 10:46
L13	10	12 and ('ald' atomic adj layer)	US-PGPU B; USPAT, EPO; JPO	OR	ON	2005/01/04 10:52
L14	10	12 and ( atomic adj layer)	US-PGPU B; USPAT; EPO; JPO	OR	ON	2005/01/04 13:15
L15	1	"20040132313"	US-PGPU B, USPAT, EPO, JPO	OR	ON	2005/01/04::::: 13:08
L16	15	"6077774"	US-PGPU B; USPAT; EPO; JPO	OR	ON	2005/01/04 14:39
L17	2	10/2:15990	US-PGPU B, USPAT, EPO, JPO	OR	ON	2005/01/04 15:22
L18	73	"6203613"	US-PGPU B; USPAT; EPO; JPO	OR:	ON	2005/01/04 15:25
L19	2	10/215990	US-PGPU B, USPAT, EPO, JPO	OR	ON	2005/01/04 15:25
S1	71993	(method process\$3) with (side adj wall sidewall spacer)	US-PGPU B; USPAT; EPO; JPO	OR	ON	2003/06/06 10:43
S2	10472	((method process\$3) with (side adj wall sidewall spacer)) and ((substrate with gate) same (dielectric oxide))	US-PGPU B; USPAT; EPO; JPO	OR	ON	2003/05/27 09:43
S3	8483	(((method process\$3) with (side adj wall sidewall spacer)) and ((substrate with gate) same (dielectric oxide))) and ((etch\$3) with (side adj wall sidewall spacer))	US-PGPU B; USPAT; EPO; JPO	OR	ON	2003/05/27 09:44
S4	3612	(((method process\$3) with (side adj wall sidewall spacer)) and ((substrate with gate) same (dielectric oxide))) and (etch\$3 with (plasma vapor))	US-PGPU B, USPAT, EPO, JPO	OR	ΘN	2003/05/27 08:42

S5	1636	((((method process\$3) with (side adj wall sidewall spacer)) and ((substrate with gate) same (dielectric oxide))) and (etch\$3 with (plasma vapor))) and (substrate with (anneal\$3 heat\$3 themal\$5 temperature))	US-PGPU B; USPAT; EPO; JPO	OR	ON	2003/05/27 09:45
S6	1636	(((((method process\$3) with (side adj wall sidewall spacer)) and ((substrate with gate) same (dielectric oxide))) and (etch\$3 with (plasma vapor))) and (substrate with (anneal\$3 heat\$3 themal\$5 temperature))) and (substrate anneal\$3 heat\$3 themal\$5 temperature gate dielectric oxide sidwall spacer side wall plasma vapor etching etch\$2 gate)	US-PGPU B; USPAT; EPO; JPO	OR	ON	2003/05/27 09:45
S7	364	((((((method process\$3) with (side adj wall sidewall spacer)) and ((substrate with gate) same (dielectric oxide))) and (etch\$3 with (plasma vapor))) and (substrate with (anneal\$3 heat\$3 themal\$5 temperature))) and (substrate anneal\$3 heat\$3 themal\$5 temperature gate dielectric oxide sidwall spacer side wall plasma vapor etching etch\$2 gate)) and ((rotation\$2 rotat\$2 rotating spin\$4 turning turn\$3) with substrate)	US-PGPU B; USPAT; EPO; JPO	OR	ON	2003/05/27 \\ 08:50

S8	99	((((((((method process\$3) with (side adj wall sidewall spacer)) and ((substrate with gate) same (dielectric oxide))) and (etch\$3 with (plasma vapor))) and (substrate with (anneal\$3 heat\$3 themal\$5 temperature))) and (substrate anneal\$3 heat\$3 themal\$5 temperature gate dielectric oxide sidwall spacer side wall plasma vapor etching etch\$2 gate)) and ((rotation\$2 rotat\$2 rotating spin\$4 turning turn\$3) with	US-PGPU B; USPAT; EPO; JPO	OR	ON	2003/05/27 08:51
S9	10135	substrate)) and (acid with etch\$3)  (method process\$3) with  ((side adj wall sidewall	US-PGPU B; USPAT;	ÖR	ÖN	2003/05/27 09:41
S10	28954	spacer) with (gate transistor))  ((side adj wall sidewall spacer) with (gate transistor))	EPO; JPO US-PGPU B; USPAT; EPO; JPO	OR	ON	2003/05/27 09:43
S11	22184	( ((side adj wall sidewall spacer) with (gate transistor))) and ((dielectric insulat\$3 oxide) with gate)	US-PGPU B, USPAT, EPO, JPO	OR	ON	2003/05/27 09:44
S12	13851	(( ((side adj wall sidewall spacer) with (gate transistor))) and ((dielectric insulat\$3 oxide) with gate)) and ((etch\$3) with (side adj wall\$1 sidewall\$1 spacer\$1))	US-PGPU B; USPAT; EPO; JPO	OR	ON	2003/05/27 09:45
S13	4977	((( ((side adj wall sidewall spacer) with (gate transistor))) and ((dielectric insulat\$3 oxide) with gate)) and ((etch\$3) with (side adj wall\$1 sidewall\$1 spacer\$1))) and (substrate with (anneal\$3 heat\$3 themal\$5 temperature))	US-PGPU B; USPAT; EPO; JPO	OR	ON	2003/05/27 09:46

			I			
S14	4977	(((( ((side adj wall sidewall spacer) with (gate transistor))) and ((dielectric insulat\$3 oxide) with gate)) and ((etch\$3) with (side adj wall\$1 sidewall\$1 spacer\$1))) and (substrate with (anneal\$3 heat\$3 themal\$5 temperature))) and (substrate anneal\$3 heat\$3 themal\$5 temperature gate dielectric oxide sidewall spacer side wall plasma vapor etching etch\$2 gate insulat\$3)	US-PGPU B; USPAT; EPO; JPO	OR	ON	2003/05/27 09:48
S15	2079	((((((((side adj wall sidewall spacer) with (gate transistor))) and ((dielectric insulat\$3 oxide) with gate)) and ((etch\$3) with (side adj wall\$1 sidewall\$1 spacer\$1))) and (substrate with (anneal\$3 heat\$3 themal\$5 temperature))) and (substrate anneal\$3 heat\$3 themal\$5 temperature gate dielectric oxide sidewall spacer side wall plasma vapor etching etch\$2 gate insulat\$3)) and (wet near5 etch\$3)	US-PGPU B; USPAT; EPO; JPO	OR	ON	2003/05/27



438 626-627 643 \* 653 778-779

